by the value of the external capacitor or output voltage. For example, if the external capacitor is altered, the current required for the switching regulator to enter or exit the low power mode will be changed. Furthermore, in conventional switching regulators, if the voltage of the input driver changes, the point that the switching regulator enters or exits low power mode will change.

Amendments to the Claims:

10

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

15

1

4 5

6

7

8

9

10 11

12

13

14

15

16 17

- 1. (currently amended) A switching regulator, comprising:
- a driver coupled to receive a first high side control signal [reference voltage];

an input switching device having a source node, a drain node, and a control node, the control node coupled to an output of the driver, the drain node coupled to receive an input voltage;

a diode coupled between the source node of the input switching device and ground;

an inductor having a first end coupled to the source node of the input switching device;

a first output switching device having a drain node coupled to the second end of the inductor, the first output switching device having a control node coupled to a <u>second</u> high side <u>control signal</u> [output];

a second output switching device having a drain node coupled to the second end of the inductor, the [first]

second output switching device having a control node
coupled to a low side control signal [output], the second
output switching device having a source node coupled to
ground;

 an output load coupled [to] <u>between</u> the source nodes of the first and second output switching devices;

an output capacitor coupled between the source nodes of the first and second output switching devices to provide an output voltage; and

a low power control circuit coupled across the inductor, wherein the low power control circuit monitors the current [across] delivered to the output load and automatically initiates the low power mode of the switching regulator independent of the value of the output voltage, the output capacitor, the inductor [load] and the input voltage.

1 2. (currently amended) A switching regulator as recited 2 in claim 1, wherein the low power control circuit comprises:

a low power switching device having a control node coupled to receive the high side control signal [output] and a drain node coupled to the second end of the inductor;

an amplifier coupled to the source node of the low power switching device and the first output switching device;

a first current mirror coupled to the amplifier to mirror [the difference between] the output current delivered to [through] the output load [and the current supplied at the second end of the inductor] through the low power switching device;

a second current mirror coupled to the first current mirror;

a current source coupled between [to] the second 17 current mirror and ground; 18 19 a capacitor coupled across the current source; a comparator coupled to the second current mirror 20 and coupled to receive a predetermined voltage source to 21 compare the voltage across the capacitor with the 22 23 predetermined voltage source; a first AND gate coupled to the comparator and to 24 25 receive the low power mode signal; an inverter coupled to receive the low power mode 26 signal to generate an inverted low power mode signal; 27 a second AND gate coupled to the comparator and to 28 29 receive the inverted low power mode signal and the 30 inductive switch signal; 31 a first counter, having an input and an output, the input coupled to the first AND gate to provide a low 32 33 power entry signal at the output, the output coupled to 34 the second AND gate; and a second counter, having an input and an output, the 35 36 input coupled to the second AND gate to provide a low power exit signal at the output, the output coupled to 37 the first AND gate. 38 1 3. (original) The switching regulator as recited in claim 1, wherein the first input switching device is a 2 3 transistor. (original) The switching regulator as recited in 1 claim 1, wherein the second input switching device is a 2 transistor. 3

- 1 5. (original) The switching regulator as recited in
- claim 1, wherein the first output switching device is a
- 3 transistor.
- 1 6. (original) The switching regulator as recited in
- claim 1, wherein the second output switching device is a
- 3 transistor.
- 7. (original) The switching regulator as recited in
- claim 1, wherein the first input switching device is a
- 3 metal-oxide-semiconductor field-effect transistor (Mos
- 4 FET).
- 1 8. (original) The switching regulator as recited in
- 2 claim 1, wherein the second input switching device is a Mos
- 3 FET transistor.
- 9. (original) The switching regulator as recited in
- claim 1, wherein the first output switching device is a
- 3 Mos FET transistor.
- 1 10. (original) The switching regulator as recited in
- claim 1, wherein the second output switching device is a
- 3 Mos FET transistor.
- 1 11. (currently amended) The switching regulator as
- 2 recited in claim 1, wherein the output load [comprises:
- a capacitor; and] is
- a resistor [coupled in parallel with the capacitor].
- 1 12. (original) The switching regulator as recited in
- claim 2, wherein the low power switching device is a
- 3 transistor.

- 1 13. (original) The switching regulator as recited in 2 claim 2, wherein the low power switching device is a 3 sense FET transistor.
- 1 14. (currently amended) The switching regulator as 2 recited in claim 2, wherein the first current mirror, 3 comprises:

5

7

9

1

2

3

5

8

9

10

11

12

a first transistor, having a drain node coupled to the source node of the low power switching device; and

a second transistor coupled to the first transistor, the control node of the first and second transistors coupled to the amplifier, the source node of the second transistor coupled to the source node of the first transistor.

1[3]5. (currently amended) The switching regulator as recited in claim 2, wherein the second current mirror, comprises:

a first transistor, having a drain node, a source node, and a control node, the drain node coupled to the control node and the drain node coupled to the first current mirror; and

a second transistor having a drain node, a control node and a source node, the control node coupled to the control node of the first transistor, the source node coupled to the source node of the first transistor, the drain node coupled to the capacitor.